F-032

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:	A1	(11) International Publication Number:	WO 99/19982	
H03H 7/01		(43) International Publication Date:	22 April 1999 (22.04.99)	

(21) International Application Number:

PCT/US98/21343

(22) International Filing Date:

12 October 1998 (12.10.98)

(30) Priority Data:

60/062,364

15 October 1997 (15.10.97)

US

(71) Applicant: AVX CORPORATION [US/US]; 801 17th Avenue South, Myrtle Beach, SC 29578 (US).


(72) Inventors: GOLDBERGER, Haim; Nahal Snir Street 31, 71700 Modi'in (IL). REFAELY, Isaac; Ernek Dotan Street 84, 71700 Modi'in (IL). ELRON, Ehud; Shikun Harhel 10, 96223 Jerusalem (IL).

(74) Agents: KILLEN, Craig, N. et al., Dority & Manning, P.A., P.O. Box 1449, Greenville, SC 29602-1449 (US). (81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BB, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.

(54) Title: SURFACE MOUNT LC FILTER WITH POLYMER LAYERS



(57) Abstract

A surface mount filter (10) has a device body with a plurality of terminations (20, 22) located thereon. The device body is constructed having a rigid insulative substrate (44) with a first conductive pattern having one or more first capacitor plates which is opposed by a second conductive layer defining second capacitor plates on a dielectric layer (54). One or more layers of insulative polymer (66, 68) are located above the dielectric layer (54) and have conductor channels in which conductive material is located which forms the coil of the inductor. A sealing cover (46) such as glass or a planar polymeric sheet is located above the polymer layers. The chip is preferably built by thin film technology which allows a considerable reduction in component or circuit size for a variety of LC filters, such as LPF, HPF, BPF, BRF, or combinations thereof as well as LC resonators.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotto	81	Slovenia
AM	Amuenia	FI	Finland	LT	Lithuania	8K	Slovakia
AT	Austria	FR	Prance	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	T.J	Tajikistan
BR	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IR	Treland	MN	Mongolia	UA	Ukraine
BR	Brgzil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	18	Iceland	MW	Malawi	บร	United States of America
CA	Canada	IT	Italy	MX	Мехісо	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PΥ	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	L	Liechtenstein	8D	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

5

10

15

20

25

SURFACE MOUNT LC FILTER WITH POLYMER LAYERS

Background of the Invention

The present invention relates generally to small electronic components adapted to be surface mounted on a larger circuit board. More particularly, the invention relates to a surface mount filter device for use in a variety of applications.

Surface mount components are often rectangular, and very small. For example, the component may have length and width dimensions of less than 1/10 of an inch. Generally speaking, the component body will include side terminations compatible with mass production soldering techniques.

As known by those skilled in the art, filters are often created by various combinations of electronic components. The components may be discrete, or combined on a chip. The component values, and their arrangement, determines the frequencies that are passed by the filter. For example, low pass filters (LPF), high pass filters (HPF), band pass filters (BPF) and band reject filters (BRF) can be made in this manner.

A need exists for novel filter devices that are compatible with surface mount techniques.

Summary of the Invention

The present invention recognizes various

WO 99/19982 PCT/US98/21343 ·

· 2

disadvantages of prior art constructions and methods. Accordingly, it is an object of the present invention to provide novel surface mount components.

It is a more particular object of the present invention to provide various novel structures for a surface mount filter device.

It is a further object of the present invention to provide small filter devices particularly adapted for use in various applications.

5

10

15

20

25

30

It is also an object of the present invention to provide novel methodology for the production of a filter device.

Some of these objects are achieved by a surface mount filter device comprising a device body having a plurality of electrical terminations located thereon. The device body includes an insulating substrate having a top surface and a bottom surface. At least one first conductive pattern in the form of a first capacitor plate is defined on a top surface of the substrate. A dielectric layer is located on top of the conductive pattern. A second conductive pattern, defining at least one second capacitor plate in registry with said first capacitor plate, is located on the dielectric layer. The second conductive pattern further defines at least a portion of an inductor coil.

In exemplary embodiments, one or more layers of insulative polymer, such as polyimide, are

3

located above the dielectric layer. The insulative layers preferably define a conductor channel in registry with the portion of the inductor coil of the second conductor pattern. A conductor located in the conductor channel completes the inductor coil, and/or enhances its thickness to a desired value. An insulative cover layer, which may be a polymeric sheet material or a rigid insulative material depending on the embodiment, is preferably disposed above the insulative layers.

5

10

15

20

25

Other objects, features and aspects of the present invention are provided by various combinations and subcombinations of the disclosed elements, as well as methods of practicing same, which are discussed in greater detail below.

Brief Description of the Drawings

A full and enabling disclosure of the present invention, including the best mode thereof, to one of ordinary skill in the art, is set forth more particularly in the remainder of the specification, including reference to the accompanying drawings, in which:

Figure 1 is a diagrammatic representation showing a filter device of the present invention installed on a circuit board as it may appear in use:

Figure 2 is a schematic diagram of one preferred circuit arrangement in a filter device of the present invention;

30 Figure 3 is an enlarged perspective view of the filter device of Figure 1;

WO 99/19982 PCT/US98/21343 -

Figure 4 is a cross sectional view as taken along line 4-4 of Figure 3;

Figure 5 is a plan view taken along line 5-5 of Figure 4 showing one preferred conductor layout in a filter device of the present invention;

5

10

20

25

30

Figures 6A through 6F are plan views showing sequentially formed layers to produce the conductor layout of Figure 5;

Figure 7 is a plan view taken similar to

Figure 5 showing an alternative conductor layout in
a filter device of the present invention;

Figures 7A through 7F are plan views showing sequentially formed layers to produce the conductor layout of Figure 7;

15 Figure 8 is a flow chart showing preferred methodology for the manufacture of a surface mount filter as in Figure 3;

Figure 9 is a flow chart similar to Figure 8 showing preferred methodology for producing a flip chip component;

Figure 10 is a perspective view of a resonator device constructed in accordance with the present invention;

Figure 11 is a schematic diagram of one preferred circuit arrangement in the resonator device of Figure 10;

Figure 12 is a plan view showing one conductor pattern that may be utilized to produce a resonator as in Figure 10;

Figure 13 is a plan view showing another conductor pattern that may be utilized to produce a

WO 99/19982 PCT/US98/21343 ⁻-

resonator as in Figure 10;

5

10

15

20

25

30

Figures 14A through 14F are plan views showing sequentially formed layers to produce the conductor layout of Figure 13; and

Figure 15 is a flow chart showing preferred methodology for the manufacture of a surface mount resonator as in Figure 13.

Repeat use of reference characters in the present specification and drawings is intended to represent same or analogous features or elements of the invention.

Detailed Description of Preferred Embodiments

It is to be understood by one skilled in the art that the present discussion is a description of exemplary embodiments only, and is not intended as limiting the broader aspects of the present invention, which broader aspects are embodied in the exemplary constructions.

The present invention provides various surface mount devices having a multilayer structure to achieve desired filter arrangements. For example, capacitors and inductors are located on the same chip to create a variety of LC filters, such as LPF, HPF, BPF and BRF, or combinations of these options, as well as LC resonator structures. The chip is preferably built by thin film technology, which allows a considerable reduction in component or circuit size.

According to an important aspect of the invention, the multiple layers can include capacitance layers, inductance layers and a layer

combining both. The filter of the present invention can be employed in various high frequency applications (e.g., above 100 MHz) for cellular phones, paging systems, wireless LANs, and other wireless communication systems.

Referring now to Figure 1, filter 10 is shown as it may appear when surface mounted to a printed circuit board 12. Often, circuit board 12 may be made from a low-temperature organic material, with the solder often being a low temperature eutectic solder applied by wave, reflow, vapor phase or manual soldering techniques.

10

15

20

25

30

As shown, filter 10 includes a device body 14 having a plurality of terminations 16, 18, 20 and Terminations 16 and 18 are attached to 22 thereon. board 12 at respective mounting pads, such as pad Conductive traces, such as trace 26, may be defined on the top surface of circuit board 12 using known microstrip techniques. As shown, the conductive traces extend from a respective mounting pad to provide electrical communication with other circuitry. In this case, termination 16 is the device input, with the device output being termination 18. Terminations 20 and 22 are attached to a single mounting pad 28 which is electrically connected to ground plane 30 through vias 32 and 34.

Figure 2 illustrates one filter arrangement, such as a LPF, including an inductor coil 36 and a plurality of capacitors, indicated at 38, 40 and 42. In this case, inductor coil 36 and capacitor

5

10

15

20

25

30

40 are connected in parallel between input termination 16 and output termination 18.

Capacitors 38 and 42 are connected between ground and the respective terminations 16 and 18.

Referring now to Figure 3, device body 14 will often be rectangular, defining a longer length dimension and a shorter width dimension.

Preferably, device body 14 is sized to conform to a standard size for other small surface mount components, such as multilayer ceramic capacitors.

According to industry practice, the size of a such a component is generally expressed as a number "XXYY," with XX and YY being the length and width, respectively, in hundredths of an inch. A typical size under this practice is 0805.

Referring to Figure 4, device body 14 includes an insulating substrate 44, which is preferably formed of alumina or a like rigid material. For example, a glazed alumina substrate may be utilized for this purpose. A plurality of layers alternately provide patterned conductors as necessary to achieve the desired filtering function. A sealing cover 46, which is preferably made from glass, glass-ceramic, alumina or a similar rigid insulative material, is located above the alternating layers. A suitable polymer material, such as polyimide, can be used as the sealing cover in some embodiments. This is particularly desirable in flip chip versions of the device.

Figure 5 shows the circuit arrangement of

Figure 2 as it may appear when built into a filter of the present invention. As can be seen, capacitors 38, 40 and 42 are formed under the layer in which most of inductor coil 36 is located. As will be apparent to one skilled in the art, each of the capacitors 38, 40 and 42 is actually formed as two capacitors that are serially connected by a common bottom electrode plate. It can be seen that respective ends of the upper layer portion of inductor coil 36 register with conductors underneath to provide electrical communication with terminations 16 and 18.

The manner in which the conductors of the filter device are formed will now be described with reference to Figures 6A through 6F. As shown in Figure 6A, a first conductive pattern, here defining a plurality of capacitor plates 48, 50 and 52 is formed on the top surface of substrate 44. Generally, capacitor plates 48, 50 and 52 will be very thin and may be defined using known photolithographic techniques. In a preferred embodiment, capacitor plates 48, 50 and 52 are formed of aluminum having a thickness of about 2 microns. This layer can be referred to as "Pad I."

Referring now to Figure 6B, a dielectric layer 54, such as SiNO or SiO₂, is next deposited coextensive with the top surface of substrate 44. As a result, dielectric layer 54 will cover the first conductive pattern on substrate 44. In a preferred embodiment, a dielectric thickness of about 1.65 microns is applied in this manner.

5

10

15

20

25

30

As shown in Figure 6C, a second conductive pattern is then formed, preferably by photolithography, above dielectric layer 54. As can be seen, the second conductive pattern defines capacitor plate structures 56a-56b, 58a-58b and 60a-60b overlying respective capacitor plates 48, 50 and 52. The second conductive pattern further defines inductor coil interconnects, indicated at 62 and 64. This layer, which may have a conductor thickness of about 2 microns in preferred embodiments, may be referred to as "Pad II."

At least two insulative layers, which may be made from polyimide or a similar polymeric material, are disposed over the second conductive pattern. The embodiment of Figure 4 includes two polymer layers, respectively indicated as 66 and 68. These layers, which are respectively shown in Figures 6D and 6F, may be referred to as "Poly I" and "Poly II".

The polymer insulative layers define conductor channels in register with certain portions of underlying thin film conductors. The conductor channels are filled, such as electroplating, to thicken the inductor coil pattern, as well as to provide connections to terminations on the side of the device. For example, polymer layers of at least 15 microns, and preferably about 25 microns, can be utilized to provide conductors of like thickness.

As can be seen in Figure 6D, the conductor channel overlying interconnect 62 is discontinuous,

leaving a short stub portion 70 and a via conductor 72. As a result, an insulative bridge is provided at the location where turns of the overlying coil pattern will cross. Electrical connection to the coil is maintained through thin layer interconnect 62.

5

10

-15

20

25

30

Figure 6E shows the thin layer pattern ("Pad III") that is next formed over layer 66. As shown, the pattern is that of the top layer inductor coil. Final polymer layer 68 (Figure 6F) defines a conductor channel in register with this pattern in which a thickened conductor is provided by electroplating or other suitable means as described above.

One skilled in the art will appreciate that various alternative layer constructions, as well as various circuit arrangements, can be achieved according to the teachings of the present invention. For example, Figure 7 illustrates an alternative filter 10' wherein the coil pattern 36' is located below the top conductor layer. This embodiment may be particularly useful in higher frequency applications, such as 1900 or 2400 MHz. The embodiment of Figure 5, in contrast, may be particularly useful in lower frequency applications, such as 900 MHz.

One or more interconnects, such as interconnect 74, may be located on the layer immediately below the sealing cover. Interconnect 74 functions to electrically connect one end of coil pattern 36' with the node between capacitors

5

10

15

20

25

30

40' and 42'.

The various layers of this embodiment can be easily understood with reference to Figures 7A through 7F.

As shown in Figure 7A, the first conductive pattern is located on the top surface of substrate 44', here defining a plurality of capacitor plates 48', 50' and 52'. Next, as shown in Figure 7B, a dielectric layer 54 is deposited coextensive with the top surface of substrate 44'. A second conductive pattern ("Pad II") is then formed above dielectric layer 54'. It can be seen that this conductive pattern defines capacitor plate structures 56a'-56b', 58a'-58b' and 60a'-60b' overlying respective capacitor plates 48', 50' and 52'. The second conductive pattern further defines much of inductor coil 36'.

Referring now to Figure 7D, the next layer is an insulative layer 66' ("Poly I") of a suitable polymeric material as described above. Conductor channels in layer 66' expose portions of the second conductive pattern which may be filled, such as by electroplating, to enhance the conductor thickness. As shown in Figure 7E, a further insulative layer 68' is then applied over layer 66' and the enhanced thickness conductors located in the conductor channels thereof.

As shown in Figure 7F, interconnect element 74 is applied as a third conductive layer above the surface of insulative layer 68. Via conductors 76 and 78 may be provided in the Poly II layer to

permit electrical communication with interconnect elements 74. The device may then be covered by an appropriate sealing cover such as that illustrated in relation to the previous embodiment.

5

10 ·

Often, filter devices of the present invention will be one of many manufactured in a larger sheet. The terminations may be applied after dicing of the larger sheet into individual components. A preferred manufacturing process for a component covered by glass or the like is shown in Figure 8. Similarly, Figure 9 illustrates a preferred manufacturing process for a flip chip component covered, for example, with polyimide or another such polymer.

15

20

25

30

Thus, referring to Figure 8, production of a glass-covered component begins by appropriate cleaning of the substrate. After deposition of metal on the substrate, metal lines of the first conductive pattern are defined. A dielectric layer is disposed over the first conductive pattern, which is then covered with another layer of metal. An insulating layer of polymer is then applied in which appropriate conductor channels are defined. Metal is plated in the conductor channels to enhance the conductor thickness. A further metal layer is then disposed over the insulating layer, in which metal lines are defined. A further insulating layer of polymer is applied, in which conductor channels are then defined. An additional layer of metal plating is applied before application of the sealing cover.

13

At this point, a multiplicity of devices have been produced in a larger sheet. The larger sheet is then diced in both X and Y directions to yield individual components. The individual components are terminated to form surface mount devices by termination definition, followed by application of solder.

5

10

15

20

25

30

Referring to Figure 9, it can be seen that many steps in the production of a flip chip component are similar to the production of a covered component. After the second "metal plating" step, however, a further insulating layer is applied. Termination pads are defined on the surface of the insulating layer. After bump plating, the sheet is diced in both X and Y directions to form the individual components. Finally, solder is applied to the individual components.

Figure 10 illustrates a resonator device 100 constructed in accordance with the present invention. Unlike the filters shown above, resonator 100 has only two terminations, indicated at 102 and 104. Referring now to Figure 11, resonator 100 preferably includes at a capacitor 106 and an inductor 108. Capacitor 106 and inductor 108 are connected to parallel to resonate at the desired frequency.

Figure 12 illustrates the conductor layout in one resonator embodiment of the present invention.

As shown, the "inductor" is formed by a circuitous conductor element 110. Capacitor 106 is formed as

5

10

15

20

25

30

the series combination of two capacitors produced by lower capacitor plate 112 and two overlying plates 114a-b. Plates 114a-b are connected to a respective of terminals 102 and 104.

As one skilled in the art will recognize, the arrangement of Figure 12 may be made according to the methodology described above. It will be appreciated that such techniques also permit more elaborate arrangements to be readily produced, one of which is shown in Figure 13.

In particular, Figure 13 shows a resonator 100' having terminations 102' and 104'. A capacitor 106' is formed as described above. In this case, however, the inductor, designated 108', has a plurality of turns for enhanced inductance. In particular, a lower layer spiral 116 (Figure 14D) and an upper layer spiral 118 (Figure 14F) are connected together through a via 120 (Figure 14E).

Figures 14A through 14F show the formation of individual layers to produce resonator 100'.

Referring first to Figure 14A, a first patterned conductor in the form of a lower capacitor plate 122 is formed on a substrate 124. A dielectric layer 126, coextensive with the upper surface of substrate 124, is then applied as shown in Figure 14B. Next, as shown in Figure 14C, a second patterned conductive layer is applied. The second patterned conductive layer includes portions 128a and 128b forming upper capacitor plates. As described above with respect to other embodiments, the capacitor 106' is actually the equivalent

PCT/US98/21343

capacitor realized by a pair of actual capacitors connected in series. The lower coil portion 116 is located adjacent to the capacitor electrodes, as shown.

5

Referring now to Figure 14D, a first layer of insulative polymer ("Poly I") is then located above the second conductive pattern. Channels are formed in insulative layer 130 to expose portions of the second conductive pattern as shown. The channels are filled with additional conductive material to enhance the conductor thickness at these locations. Another insulative layer 132 is then applied, as shown in Figure 14E, in a manner that exposes via 120.

15

20

10

Referring now to Figure 14F, a third conductive pattern may then be formed on top of insulative layer 132. An additional insulative layer 134 is then provided, having conductor channels in registry with upper layer spiral 118. The conductor channels are filled with additional conductive material to enhance the conductor thickness as described above. The methodology of producing a resonator as described is also shown in the flow diagram of Figure 15.

25

Some of the techniques by which conductors are formed in filter devices of the present invention may be the same as, or analogous to, the techniques described in U.S. Patent No. 5,363,080 to Breen. Accordingly, this patent is incorporated herein by reference.

30

It can be seen that the present invention

5

10

16

provides various novel filter structures adapted for use as surface mount components. While preferred embodiments of the invention have been shown and described, modifications and variations may be made thereto by those of ordinary skill in the art without departing from the spirit and scope of the present invention. In addition, it should be understood that aspects of the various embodiments may be interchanged both in whole or in part. Furthermore, those of ordinary skill in the art will appreciate that the foregoing description is by way of example only, and is not intended to be limitative of the invention, which is further described in the appended claims.

PCT/US98/21343

5

10

15

20

WHAT IS CLAIMED IS:

1. A surface mount filter device comprising a device body including a plurality of electrical terminations located thereon, said device body including:

an insulating substrate having a top surface and a bottom surface;

a first conductive pattern in the form of at least one first capacitor plate defined on a top surface of the substrate;

a dielectric layer located on top of the conductive pattern;

a second conductive pattern located on said dielectric layer, said second conductive pattern defining at least one second capacitor plate in registry with said first capacitor plate to produce a capacitor device, said second conductive pattern further defining at least a portion of an inductor;

a first layer of insulative polymer located above the dielectric layer and a first layer conductor channel in registry with said portion of said inductor coil, said first layer conductor channel containing a conductive material; and

an insulative cover layer.

- 2. A surface mount filter device as set forth in claim 1, wherein each of said second capacitor plates comprises a pair of second capacitor electrodes disposed over a respective of said first capacitor plates to produce a respective equivalent capacitor element.
 - 3. A surface mount filter device as set

forth in claim 2, wherein said first conductive pattern defines at least three of said first capacitor plates, each being superposed by a respective pair of said second capacitor electrodes to produce at least three of said equivalent capacitor elements.

- 4. A surface mount filter device as set forth in claim 3, comprising at least four of said terminations located on lateral sides of said device body.
- 5. A surface mount filter device as set forth in claim 4, wherein:
- a first equivalent capacitor element is electrically connected between a first termination and a second termination;
- a second equivalent capacitor element is electrically connected between said first termination and a third termination; and
- a third equivalent capacitor element is electrically connected between said third termination and a fourth termination.
- 6. A surface mount filter device as set forth in claim 5, wherein said inductor is electrically connected between said first termination and said second termination.
- 7. A surface mount filter device as set forth in claim 1, wherein said dielectric layer comprises a thin layer dielectric material.
- 8. A surface mount filter device as set forth in claim 7, wherein said thin layer dielectric material is selected from a group

consisting of SiNO and SiO2.

- 9. A surface mount filter device as set forth in claim 1, wherein said at least one first capacitor plate is not directly connected with any of said terminations.
- 10. A surface mount filter device as set forth in claim 1, further comprising a second layer of insulative polymer located above said first layer of insulative polymer.
- 11. A surface mount filter device as set forth in claim 10, wherein said second layer of insulative polymer defines a second layer conductor channel containing conductive material defining an inductor coil.
- 12. A surface mount filter device as set forth in claim 10, wherein said wherein said second layer of insulative polymer defines a second layer conductor channel containing conductive material defining an interconnect for an inductor coil located in said first layer of insulative polymer.
- 13. A surface mount filter device as set forth in claim 1, wherein said insulative polymer is a photoimagable polyimide.
- 14. A surface mount filter device as set forth in claim 1, wherein said sealing cover is formed from a rigid insulative material.
- 15. A surface mount filter device as set forth in claim 14, wherein said rigid insulative material is glass.
- 16. A surface mount filter device as set forth in claim 1, wherein said sealing cover is

formed from a planar sheet of insulative polymeric material.




FIG. I




FIG. 2




FIG. 3




FIG. 4







FIG. 7



SUBSTITUTE SHEET (RULE 26)


5/11





SUBSTITUTE SHEET (RULE 26)








FIG. 9
SUBSTITUTE SHEET (RULE 26)

8/11





FIG. 10







FIG. 12






FIG. 14A



FIG. 14B SUBSTITUTE SHEET (RULE 26)






FIG. 14C








FIG. 14F




FIG. 15

INTERNATIONAL SEARCH REPORT

International application No. PCT/US98/21343

A. CLASSIFICATION OF SUBJECT MATTER							
IPC(6) :HO3H 7/01							
US CL :		erional electification and IBC					
According to International Patent Classification (IPC) or to both national classification and IPC							
	DS SEARCHED						
Minimum d	ocumentation searched (classification system followed	by classification symbols)					
U.S. : 3	333/181, 184, 185						
Documentat	ion searched other than minimum documentation to the	extent that such documents are included in the fields searched					
Electronic d	lata base consulted during the international search (nar	ne of data base and, where practicable, search terms used)					
		·					
C. DOC	UMENTS CONSIDERED TO BE RELEVANT						
Category*	Citation of document, with indication, where app	propriate, of the relevant passages Relevant to claim No.					
Y	US 4,888,568 A (KAWAGUCHI) 19	December 1989 (19/12/89), 1-16					
	see figures 2A and 2B and abstract.						
Y	US 5,532,656 A (YOSHIMURA) 02	July 1996 (02/07/96), see 1-16					
	figures 3-8 and abstract.						
A	US 4,302,737 A (KAUSCHE ET	AL) 24 November 1981 1-16					
	(24/11/81), see abstract.						
	(==,,,						
	·						
İ							
}							
,							
Purther documents are listed in the continuation of Box C. See patent family annex.							
• S _f	pecial categories of cited documents:	"T" later document published after the international filing date or priority					
"A" document defining the general state of the art which is not considered date and not in conflict with the application but cited to understand the principle or theory underlying the invention							
1	be of particular relevance artier document published on or after the international filing date	"X" document of particular relovance; the claimed invention cannot be					
· ·	ocument which may throw doubts on priority claim(s) or which is	considered novel or cannot be considered to involve an inventive step when the document is taken alone					
cited to establish the publication date of another citation or other							
i ·	ocument referring to an oral disclosure, use, exhibition or other	considered to involve an inventive step when the document is combined with one or more other such documents, such combination					
m	neans	being obvious to a person skilled in the art					
	ocument published prior to the international filing date but later than be priority date claimed	*&* document member of the same patent family					
Date of the actual completion of the international search Date of mailing of the international search report							
03 FEB 1999							
14 DECI	14 DECEMBER 1998						
Name and	Name and mailing address of the ISA/US Authorized officer						
Commissi Box PCT	oner of Patents and Trademarks	WICTIN BETTENDORE					
Washingto	on, D.C. 20231	JUSTIN BETTENDORF					
I Fancinile	No. (701) 205-2720	Telephone No. (703) 308-2780					